What does GDTR stand for?, Global Data Table Register, Global Descriptor Table Register, General Data Transfer Register, General Descriptor Table Register, What does LDTR store?, Interrupt information, Selector pointing to LDT descriptor, Task address, Stack pointer, The IDTR register stores:, Address of interrupt vector table, Address and limit of Interrupt Descriptor Table, Only interrupt number, Address of GDT, Which instruction loads the GDTR register?, LGDT, LIDT, LLDT, LTR, Multitasking in 80386 is supported using:, TSS, GDT, IDT, Cache, What does TSS stand for?, Task State Segment, Task System Segment, Table State Segment, Transfer State Segment, Which register holds the selector for the current task?, GDTR, IDTR, TR, LDTR, Which instruction loads the Task Register?, LTR, LLDT, LGDT, LIDT, What does GDT contain?, Interrupt descriptors, Global segment descriptors, Task registers, Page tables, size of GDTR, 12 bits, 32 nit, 48 bits, 64 bits

80386 Microprocessor

looja
Prindi
Manusta

Edetabel

Visuaalne stiil

Valikud

Pigem nii

TR DR
TR DR
looja
Poomismäng
DR, TR
DR, TR
looja
Sobivad paarid
TR
TR
looja
Ava kast
J - G - TJ -TG
J - G - TJ -TG
looja
Ava kast
TR + DR
TR + DR
looja
Juhuslikud kaardid
TR
TR
looja
Juhuslik ratas
TR DR
TR DR
looja
Juhuslik ratas
TR, DR
TR, DR
looja
Leia sobiv

Vaheta malli

Kas taastada automaatselt salvestatud ?