What does GDTR stand for?, Global Data Table Register, Global Descriptor Table Register, General Data Transfer Register, General Descriptor Table Register, What does LDTR store?, Interrupt information, Selector pointing to LDT descriptor, Task address, Stack pointer, The IDTR register stores:, Address of interrupt vector table, Address and limit of Interrupt Descriptor Table, Only interrupt number, Address of GDT, Which instruction loads the GDTR register?, LGDT, LIDT, LLDT, LTR, Multitasking in 80386 is supported using:, TSS, GDT, IDT, Cache, What does TSS stand for?, Task State Segment, Task System Segment, Table State Segment, Transfer State Segment, Which register holds the selector for the current task?, GDTR, IDTR, TR, LDTR, Which instruction loads the Task Register?, LTR, LLDT, LGDT, LIDT, What does GDT contain?, Interrupt descriptors, Global segment descriptors, Task registers, Page tables, size of GDTR, 12 bits, 32 nit, 48 bits, 64 bits

80386 Microprocessor

ustvaril/-a
Natisni
Vdelaj

Lestvica vodilnih

Trenutno delamo na izboljšanju funkcionalnosti lestvice. Prosimo, pomagajte nam tako, da ponudite svoje povratne informacije.

Oddaj povratne informacije

Vizualni slog

Možnosti

Trenutno delamo na izboljšanju nastavitev aktivnosti. Prosimo, pomagajte nam z vašimi povratnimi informacijami.

Oddaj povratne informacije

Preklopi predlogo

Obnovi samodejno shranjeno: ?