Instructions to be carried out are loaded into RAM, The Program Counter gets the address of the next instruction to be fetched for execution, The Program Counter loads the address to the Memory Address Register, The Program Counter goes to the next address to be executed and holds it (increments by 1), The Memory Address Register loads the data attached to the current instruction address to the Memory Data Register, The Memory Data Register temporarily holds the data fetched from memory before passing it to the Current Instruction Register, The CIR holds the instruction to pass to the Control Unit for decoding, The ALU carries out any calculations and these are stored temporarily in the Accumulator, The instruction is executed, The cycle starts all over again.

Put the steps of the Fetch Execute Cycle in order

Print
Embed

Leaderboard

Visual style

Options

Switch template

Continue editing: ?